

July 23-25, 2024  
NIST FMCP 2024

# Towards formal verification of the confidential computing framework for RISC-V

Wojciech  
Ozga

*IBM Research  
Zürich*

Lennard  
Gäher

*IBM Research  
Zürich  
&  
MPI-SWS,  
Germany*

**Guerney D.H.  
Hunt**

*IBM Thomas J.  
Watson Research  
Center*

**Avraham  
Shinnar**

*IBM Thomas J.  
Watson Research  
Center*

Elaine R.  
Palmer

*IBM Thomas J.  
Watson Research  
Center*

Michael V.  
Le


*IBM Thomas J.  
Watson  
Research Center*

Silvio  
Dragone

*IBM Research  
Zürich*


**How much does your life  
and security depend on  
computers?**

# Problem: **Security of high-assurance systems**




Successful attacks on **high-assurance systems** might lead to catastrophe, social disturbances, political instability.







# Problem: How to formally verify security properties of confidential computing systems?



Security-critical systems are subject to **regulations**. Certification requires some form of verification. **Formal methods/verification** is one approach.

**Goal: Build an open-source  
formally verified confidential  
computing technology.**



# Agenda


## **Part I - Confidential Computing Architecture**

- Traditional vs confidential computing architecture
- Canonical architecture
- ACE: Implementation for RISC-V

## **Part II - Formal Verification**

- Methodology & verification approach
- What has to be proven?
- Demo
- Towards proving security properties

# Traditional (Non-Confidential) Computing Systems




## Security guarantees:

- Isolate virtual machines and hypervisor from other virtual machines
- Hypervisor, firmware, drivers, and system administrator are trusted.
- Linux-based hypervisor consists of more than 10 millions lines of code written in unsafe language.



# Confidential Computing

is a technology that provides infrastructure to run computations confidentially.



## Minimal security guarantees:


- (Confidentiality), integrity of code and its execution.
- Confidentiality and integrity of data.
- No availability guarantees.
- Guarantees to runtime state (no leaks via architectural state or when information stored in the main memory).

## Threat model:

- Software-level adversary controlling hypervisor, other VMs, confidential VMs, peripheral devices except for the protected confidential VM
- Protections against hardware-level adversary include, for example, memory encryption.

# Canonical Architecture

Is a (threat model dependent) set of hardware and software components sufficient to build a minimalistic but functional **processor-independent confidential computing architecture**.



## Hardware components:

- A. **Immutable boot code**  
enables integrity- and authenticity-enforced boot of the security monitor.
- B. **Execution privilege separation**  
enables partitioning software to create, assign, and enforce roles and access control.
- C. **Physical memory isolation**  
allows isolating memory regions by setting and enforcing memory access control.
- D. **Interrupt controller**  
enables signaling and execution flow between execution privileges.
- E. **Atomic instruction**  
required on multi-core processors to implement synchronization primitives.
- F. **Endorsement seed**  
required for attestation, used to derive attestation key.



https://github.com/  
**IBM/ACE-RISCV**

IBM / ACE-RISCV

Type to search

<> Code

Issues

Pull requests

Actions

Projects

Wiki

Security

Insights

Settings

ACE-RISCV

Public

Edit Pins

Unwatch 4

Fork 10

Starred 13

main

1 Branch

0 Tags

Go to file

Add file

<> Code

About

README

Apache-2.0 license

# Assured Confidential Execution (ACE) for RISC-V

ACE Build passing


ACE-RISCV is an open-source project, whose goal is to deliver a confidential computing framework with a formally proven security monitor. It is based on a [canonical architecture](#) and targets RISC-V with the goal of being portable to other architectures. The formal verification efforts focus on the [security monitor](#) implementation. We invite collaborators to work with us to push the boundaries of provable confidential computing technology.

**This is an active research project, without warranties of any kind.** Please read our [paper](#) to learn about our approach and goals.

We are currently building on RISC-V with hypervisor extentions. We will adapt the AP-TEE extension once it is ratified.


## Quick Start

Follow instructions to run a sample [confidential workload](#) under an [untrusted Linux-based hypervisor](#) in an [emulated RISC-V environment](#).



https://github.com/  
**riscv-non-isa/riscv-ap-tee**





## Confidential VM Extension (CoVE) for Confidential Computing

Version 0.6, 4/2024: This document is under development. Expect potential changes. Visit <http://riscv.org/spec-state> for further details.

# Agenda

## **Part I - Confidential Computing Architecture**

- Traditional vs confidential computing architecture
- Canonical architecture
- ACE: Implementation for RISC-V

## **Part II - Formal Verification**

- Methodology & verification approach
- What has to be proven?
- Demo
- Towards proving security properties



# Where are formal methods used?

**CompCert**

Formally verified C compiler

**HACL\***

High assurance cryptographic primitives

**seL4**

Verified microkernel

**IBM HSM**

Certified Hardware Security Module


**IBM Formal ML**

Formalised probability theory

**SLAM**

Property checks for Windows drivers

# Techniques in formal verification (non-exhaustive)



We use a two-pronged approach

# The Rust programming language provides safety

Systems programming  
with zero-cost abstractions  
for memory management

Growing ecosystem and  
increasing popularity



Brings modern programming paradigms  
to systems programming

Aims to provide memory safety for free(\*):

- no null-pointer accesses
- no use-after-free
- no data races
- ...

(\*) more work if you use unsafe code



# Deductive verification using RefinedRust

PLDI'24

**Goal:** verify memory safety (of unsafe code) & functional correctness

**Automatic translation**

Rust  $\Rightarrow$  Radium

**Proof automation**

guiding application of  
typing rules


**Formal model** of Rust:  
**Radium** operational  
semantics

**Refinement type system**  
with semantic soundness  
proof

Coq proof assistant




# Architecture of RefinedRust



Designed to be run continuously in CI

# How practical is RefinedRust?





# RefinedRust vs other Rust verification approaches


	Tech	Unsafe code	Traits & closures	Verified proofs	Automated	User-friendly	Extensible	Concurrency Aware
RefinedRust	Coq	✓	✓	✓	~	~	✓	✓
Prusti	SMT	Support varies and is evolving			✓	✓	Support varies and is evolving	
Creusot	SMT				✓	✓		
Aeneas	Mixed							
Verus	SMT				✓	✓		
Kani	Model Checking				✓	✓		

Future Work: combine advantages of different systems


# ACE: What has to be proven?



# ACE: What has to be proven?




# ACE: What has to be proven?






# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.




# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.




# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.



# Example: Memory Allocation


Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.






# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.



# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.



We must formally verify the functional correctness of the page table configuration.

We leverage Rust's type system with its ownership and memory safety guarantees!

# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.

initialization procedure executed at boot time

main memory (RAM)



**PageAllocator**  
Rust construct

# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.

initialization procedure executed at boot time


main memory (RAM)






# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.




# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.




# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.




# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.



# Example: Memory Allocation

Goal: To prove that two different confidential VMs cannot access the same physical memory region in the confidential memory.





# Page: Rust

2 implementations

```
pub trait PageState {}
```

1 implementation

```
pub struct UnAllocated {}
```

1 implementation

```
pub struct Allocated {}
```

```
impl PageState for UnAllocated {}
```

```
impl PageState for Allocated {}
```

5 implementations

```
pub struct Page<S: PageState> {  
    address: ConfidentialMemoryAddress,  
    size: PageSize,  
    _marker: PhantomData<S>,  
}
```

# Page: RefinedRust

```
#[rr::refined_by("p" : "page")]
#[rr::invariant(#type "p.(page_loc)" : "<#> p.(page_val)"
  @ "array_t (int usize_t)
  (page_size_in_words_nat p.(page_sz))")]

#[rr::invariant("page_wf p")]
#[rr::context("onceG Σ memory_layout")]
#[rr::exists("MEMORY_CONFIG")]
#[rr::invariant(#iris "once_status \"MEMORY_LAYOUT\" (Some MEMORY_CONFIG)")]

#[rr::invariant("MEMORY_CONFIG.(conf_start).2 ≤ p.(page_loc).2")]
#[rr::invariant("p.(page_loc).2 + (page_size_in_bytes_nat p.(page_sz))
  < MEMORY_CONFIG.(conf_end).2")]
```

6 implementations

```
pub struct Page<S: PageState> {
```

# Page: fields in RefinedRust

```
pub struct Page<S: PageState> {  
    /// Specification: the `address` has mathematical value `l`.  
    #[rr::field("p.(page_loc)")]  
    address: ConfidentialMemoryAddress,  
    /// Specification: the `size` has mathematical value `sz`.  
    #[rr::field("p.(page_sz)")]  
    size: PageSize,  
    /// Specification: the `_marker` has no relevance for the verification.  
    #[rr::field("tt")]  
    _marker: PhantomData<S>,  
}
```

# Page read: Rust

```
impl<T: PageState> Page<T> {
```

```
pub fn read(&self, offset_in_bytes: usize) -> Result<usize, Error> {  
    assert!(offset_in_bytes % Self::ENTRY_SIZE == 0);  
    let data: usize = unsafe {  
        // Safety: below add results in a valid confidential memory address  
        // because we ensure that it is within the page boundary and  
        // page is guaranteed to be entirely inside the confidential memory.  
        let pointer: ConfidentialMemoryAddress =  
            self.address.add(offset_in_bytes,  
                             upper_bound: self.end_address_ptr()).unwrap();  
        // pointer is guaranteed to be in  
        // the range <0;self.size()-size_of::(usize)>  
        pointer.read_volatile()  
    };  
    Ok(data)  
}
```




# Page read: RefinedRust

```
impl<T: PageState> Page<T> {
```

```
#[rr::params("p", "off")]
#[rr::args("#p", "off")]
/// Precondition: the offset needs to be divisible by the size of usize.
#[rr::requires("H_off" : "(ly_size usize_t | off)%Z")]
/// Precondition: we need to be able to fit a usize at the offset
/// and not exceed the page bounds
#[rr::requires("H_sz" : "(off + ly_size usize_t ≤ page_size_in_bytes_Z p.(page_sz))%Z")]
/// Postcondition: there exists some value `x`...
#[rr::exists("x" : "Z", "off'" : "nat")]
/// ...where off is a multiple of usize
#[rr::ensures("(off = off' * ly_size usize_t)%Z")]
/// ...that has been read from the byte sequence `v` at offset `off`
#[rr::ensures("p.(page_val) !! off' = Some x")]
/// ...and we return an Ok containing the value `x`
#[rr::returns("Ok(#x)")]
pub fn read(&self, offset_in_bytes: usize) -> Result<usize, Error> {
```



# ACE: What has to be proven?




# Towards security properties

- Goal: prove *non-interference* (wrt. *memory*; *not timing etc.*)
  - No secrets from confidential VMs are leaked
- In a realistic system: *relaxed* non-interference
  - Confidential VMs can selectively declassify information
  - e.g. by requesting to share a page

**For now: focus on strict non-interference**

# Part I: Isolating memory regions



If we prove the page table setup correct, we know that any process (a VM or the hypervisor) cannot access another process memory.

# Part II: Proving non-interference for the security monitor

- The security monitor has access to the full physical memory
  - We cannot prove that it is physically isolated!
- Security monitor could open side channels:
  - Read memory of one VM and behave differently depending on the value

**How to prove non-interference for the security monitor?**

# How do we prove non-interference?

- Typically: proved by relating two executions

$$\forall s_1, s'_1, s_2, s'_2, i. \text{related } p_i \ s_1 \ s_2 \rightarrow \text{exec } p_i \ s_1 \ s'_1 \rightarrow \text{exec } p_i \ s_2 \ s'_2 \rightarrow \text{related } p_i \ s'_1 \ s'_2$$


where `related` states that the two states are equivalent on  $p_i$ 's memory

- But our main verification of the security monitor (in `RefinedRust`) reasons about only one execution!

Standard trick: **information flow tracking**

**Future Work:** add information flow tracking to **RefinedRust**


# Ongoing & Future Work





# Summary

- We developed a canonical architecture for confidential computing.
- We are implementing an open source security monitor based on the canonical architecture mapped to RISC-V called ACE.
- We defined the formal specification for the memory isolation subsystem.
- We have formally verified part of the memory isolation subsystem in RefinedRust.
- Developed viable approach to end-to-end verification of a system.



<https://github.com/IBM/ACE-RISCV>

# Thank you

**Back up slides**

# Outcome

- Talk at CSF'23: "New Software Abstractions for Hardware Security Technology", Ascona, 1-4 October, 2023
- Paper at HASP@MICRO'23: "Towards a Formally Verified Security Monitor for VM-based Confidential Computing"
- Talk at Swiss Verification Day 2024, Neuchatel, 10 January, 2024
- RISC-V CoVE spec includes our architecture and use case for formally verified confidential computing (ratification in progress)
- Open source implementation available at GitHub (Rust + formal spec and verification) - work in progress
- RefinedRust: A Type System for High-Assurance Verification of Rust Programs. PLDI'24. Lennard Gäher, Michael Sammler, Ralf Jung, Robbert Krebbers, and Derek Dreyer